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An Early modeling approach of transistors characterized by simplicity and accuracy in represent-
ing intrinsic non-linearities is applied to the characterization of propagation delay and level transition
switching properties of NPN and PNP small signal transistors. Eight types of devices were con-
sidered, each represented by 5 samples taken from the same lot, totaling 20 NPN and 20 PNP
transistors. Four switching time measurements were experimentally obtained, and the transistors
also had their Early parameters Va (the Early voltage) and s (a proportionality constant such that
Ro = 1/tan(sIB) accurately estimated by using an experimental-numeric procedure that involves
Hough transform accumulation in order to identify the crossing of the base current (IB) indexed
characteristic isolines, yielding the respective Va. The timing measurements exhibited strong positive
Pearson correlations when taken pairwise. When these measurements were compared individually
to the respective Early parameters, no significant Pearson correlation was obtained. However, a
strong relationship was observed between the product of the two Early parameters and the ratio
between the fall and rise time. A Pearson correlation coefficient of 0.78 was observed between these
variables in the case of NPN devices. This suggests that transistors with larger average current gain
tend to have more similar rise and fall times. The different relationship observed for PNP devices
(Pearson 0.41) suggests some intrinsic difference in the way the Early parameters influence the rise
and fall times of small signal transistors.
“You may delay, but time will not.’
B. Franklin
I. INTRODUCTION
The most basic piece of information is the bit. Con-
ceptualized by Claude Shannon in the 40s, the bit ended
up constituting the basis of almost every computer ma-
chine nowadays, including all digital systems. In addi-
tion to its simplicity, digital representation and handling
of information has the great advantage of being robust
to noise.
While linearity represents the main objective of ana-
log electronics, switching speed provides one of the main
interests in digital electronics (e.g. [1–3]). As digital
computing requires quick progress through a sequence
of states, switching speed becomes the main factor lim-
iting computing velocity. In general, it is the stray and
intrinsic capacitances and inductances that limit switch-
ing speed by slowing down the digital transitions and
implying in propagation delays. These effects are gov-
erned by respective time constants τ that, in the case
of capacitance (τ = RC) is proportional to the time re-
quired to charge/discharge the capacitors. Interestingly,
at this point digital electronics meets analog electron-
ics, as these charging/discharging are inherently analog
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effects. Indeed, in a strict sense there is no purely dig-
ital electronics, as any state transition in the real-world
requires an analog progression of values.
Transistors are the basis of modern electronics, both
analog and digital. Though often simplified as being
linear, transistors are actually highly non-linear devices.
Most of these linearities stem of the geometric structure
exhibited by the characteristic isolines. As a consequence
of the Early effect (e.g. [4, 5]), these isolines cross one
another, and with the VC (collector voltage) axis, at a
well-defined point (VC = Va, IC = 0), where Va is the
Early voltage. While the Early voltage has been consid-
ered in electronics, usually as a means to conceptualize
the output resistance variation exhibited by transistors,
and also as part of the Gummel-Poon model [6, 7], it
is not enough, when taken alone, to provide a complete
description of the characteristics of junction transistors.
More recently, an approach has been reported that in-
dicates that by incorporating a second, new proportion-
ality parameter s, it is possible to obtain a relatively
accurate and yet simple model of transistors. The main
advantage of this approach derives from the fact that nei-
ther Va or s vary during the transistor operation. This is
not the case with other transistor parameterizations, such
as the traditional adoption of the current gain β and out-
put resistance Ro, both of which vary with both VC and
IC . Moreover, as the collector output resistance has been
experimentally shown [8–10] to vary as Ro = 1/tan(sIB),
where IB is the base current, it becomes possible to de-
rive a simple equivalent circuit [10] consisting of a fixed
voltage source Va in series with a varying output resis-
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2tance Ro = 1/tan(sIB). As IB is typically very small, it
is often possible to use the approximation Ro ≈ 1/(sIB).
Interestingly, the average current gain can be approxi-
mated as β ≈ −sVa. Observe that it was precisely the
introduction [8, 9] of the proportionality parameter s that
not only provided a direct indication of the output resis-
tance Ro(IB), but also allowed the Early voltage to be
related to the average current gain 〈β〉.
This approach relying on the Early voltage Va and
the complementary proportionality constant s has been
called the Early model of small signal transistors [8–10].
This approach has been successfully applied to a number
of important problems in analog electronics. First, it al-
lowed several real-world silicon and germanium junction
small signal transistors, of types NPN and PNP, to be
mapped into the (Va, s) space [9–11], defining a proto-
type distribution of the four groups in the Early param-
eter space. This revealed that NPN types have smaller
parameter variation, while being characterized by larger
Va magnitudes and smaller values of s. However, the
centers of mass of both NPN and PNP silicon groups re-
sulted very near the current gain isoline 〈β〉 = 240, the
same being observed for the germanium NPN and PNP
groups, but with 〈β〉 = 130 in this case. Silicon and
germanium transistors tended to “gravitate” along two
respective “belts” along the respective current gain iso-
lines. Interestingly, almost negligible overlap has been
verified between the NPN and PNP groups, be it regard-
ing silicon or germanium devices. These results show
that real-world transistors have intrinsic specific proper-
ties that influence their linearity, output resistance and,
therefore, performance in amplification.
The above results motivated the proposal of an Early
equivalent model [10], which consists of a fixed volt-
age source Va in series with a variable output resistance
Ro = 1/tan(sIB). This equivalent circuit allowed the
mathematical analysis of a simplified common emitter
configuration [10], as well as the more complete configu-
ration including negative feedback [12]. In the latter case,
it was possible to derive equations for the gains, leading
to an accurate analysis of the effects of the Va and s pa-
rameters on current and voltage gains, as well as the im-
plied non-linearities. Other related developments include
the analysis of capacitive loads on amplification [13].
The efficacy of the Early approach to characterize and
analyze analog circuits motivates its possible extension to
digital electronics. In particular, would it be possible to
correlate the Va and s parameters with propagation de-
lays and switching transistors? If so, the Early approach
could be extended to the characterization of the switch-
ing properties of real-world transistors, paving the way to
several applications as well as analytical investigations.
This provides the main motivation for the present work.
We start by briefly revising the Early modeling ap-
proach, and then present some basic principles regarding
the characterization of switching properties. Following,
experimental measurements of the delay and transition
switching times, and then of Va and s parameters are pre-
sented and related one another. Interesting results are
then presented and discussed, and the article concludes
by outlining prospects for further related research.
II. BRIEF REVIEW OF THE EARLY
MODELING APPROACH
Figure 1 depicts the Early approach to modeling small
signal transistors while taking into account the respec-
tive non-linearities. This refers to the “common emitter”
circuit configuration shown in Figure 2. The (VC , IC)
space corresponds to the operation space of the transis-
tor, which is restricted by the purely resistive load R to
excursion along the load line passing through the points
(VCC , 0) and (0, VCC/R). A characteristic isoline curve
is defined for each value of the base current IB , and these
isolines intersect at the point (Va, 0) along the VC axis,
where Va is the Early voltage. The circuit excursion is,
however, limited by the cut-off (point A) and saturation
(point B) regions of the transistor. The tangent of each
isoline corresponds to the reciprocal of the collector out-
put resistance Ro(IB).
FIG. 1: The geometry underlying the Early modeling approach of the
common emitter circuit in Figure 2.
The Early modeling of the circuit in Figure 2 yields
the following current and voltage equations:
VC = IRo(IB) + Va = I/tan(sIB) + Va (1)
I = IC = V/R (2)
Observe that the collector output resistance is a func-
tion of IB , i.e. Ro(IB) = 1/tan(sIB) ≈ 1/(sIB). Thus,
despite the extreme simplicity of these equations, they
3are still capable of incorporating, to a good level of accu-
racy, the amplification non-linearity implied by the con-
verging isolines.
In the case of the input mesh, we take the traditional
approach VB = Vr + RrIB , where Vr is the fixed offset
(≈ 0.6V for silicon) and Rr is the input resistance.
FIG. 2: The “common emitter’ circuit configuration considered in this
work.
Given a transistor, its parameters Va and s can be
easily estimated through a experimental-numeric proce-
dure [9]. First, the characteristic isolines are acquired
by making VCC = 0,∆VC , 2∆VC , . . . and measuring VC
for IB = 0,∆IB , 2∆IB , . . .. This can be conveniently
achieved by using a microcontrolled system [9]. Once
the isolines have been obtained and conditioned [9], re-
spective straight lines are estimated by using minimum
squared linear regression. The determination of the inter-
section of these lines can then be effectively accomplished
by using a Hough transform accumulation scheme [9],
which allows eventually diverging isolines not to interfere
with the peak of the intersections. The proportionality
parameter s can be easily obtained by linear regression
of the angle θ of the obtained isolines in terms of IB .
This procedure has been verified [9–11], for hundreds of
small signal silicon and germanium transistors, to yield
an accurate and stable estimation of both Va and s.
It is interesting to recall that the above outlined Early
modeling approach of transistors and related circuits de-
rives part of its simplicity from the experimentally veri-
fied [8, 9] tendency of θ to vary linearly with IB through
s, i.e. θ = sIB . This approach can be adapted in cases
where this dependence may follow a different relation-
ship.
III. SWITCHING MEASUREMENTS
There are at least two main types of switching effects
to be considered in digital electronics: (i) propagation
delays; and (ii) transition times. Figure 3 shows the in-
put digital signal (in red) and the respective output (in
green). Four switching measurements can be defined: (a)
the propagation delay tLH from low to high levels; (b) the
rise time tr; (c) the propagation delay tHL from high to
low levels; and (d) the fall time tf .
FIG. 3: The four switching measurements adopted in the present
work, corresponding to: the propagation delay tLH from low to high
levels; the rise time tr; the delay tHL from high to low levels; and the
falling time tf .
So, given a switching circuit such as that in Figure 2,
an input signal can be driven into it, and the above men-
tioned four measurements obtained by using a logging
system or a digital oscilloscope.
IV. EXPERIMENTAL SET-UP
Eight types of small signal silicon transistors (4 NPN
and 4 PNP) were considered, each represented by 5 re-
spective samples taken from the same lot. These de-
vices are all in plastic package (TO-92) and correspond
to models commonly used in discrete electronics. First,
these transistors had their Early parameters Va and s
estimated by using the methodology summarized in Sec-
tion II. Then, they were mounted in the circuit configu-
ration shown in Figure 2, having RB = 100kΩ, R = 1kΩ,
and VCC = 8V . The input signal was a square wave
derived from a signal generator, with VL = 0V and
VH = 8V . Both the input and the output signal VC
were monitored with a digital oscilloscope, so that the
adopted four switching times could be estimated. For
simplicity’s sake all the currents and voltages of PNP
transistors are henceforth shown with inverse signs, al-
lowing these devices to be discussed in the same way as
the NPN counterparts.
V. SWITCHING TIME RESULTS
Figure 4 shows the scatterplots obtained for (a) tr×tf ;
(b) tLH × tHL; (c) tr × tLH ; and (d) tf × tHL. Interest-
ingly, all these cases yielded high positive Pearson corre-
lations, with the two cases involving tf – i.e. (a) and (d)
4– leading to particularly high correlation values. These
results indicate that the considered delay and transition
times are all interrelated. However, observe that the pos-
itive transitions (i.e. tr and tLH) have markedly different
values from the negative transitions (i.e. tf and tHL).
Actually, the latter take place about 4 times faster than
the former. This suggests that the adopted transistors in
the considered circuit configuration can drain the stray
capacitances much faster than charging them.
FIG. 4: Scatterplots and Pearson correlations obtained for: (a)
tr × tf ; (b) tLH × tHL; (c) tr × tLH ; and (d) tf × tHL. High positive
Pearson correlations are obtained in all cases, but the cases involving
tf yielded the highest Pearson correlations.
The scatterplots in Figure 4 also identify the two types
of considered transistors, i.e. NPN and PNP. No special
relationship can be identified in any of the 4 scatterplots
regarding these two types.
VI. EARLY PARAMETERS ESTIMATION
The characteristic isolines typically obtained for the
considered transistors are illustrated in Figure 5. Great
attention to shielding and isolation of the digital and ana-
log modules of the acquisition system [9] allowed high
noise immunity and data quality, which contributed to
more accurate estimation of the Early parameters Va and
s. The fanning structure of the isolines typically found in
real-world transistors are evident in this figure. They are
the main source of transistor amplification non-linearity.
Observe the cut-off and saturation regions.
The characteristic isolines obtained experimentally for
each transistor were processed by the Early estimation
procedure as described above, so that each transistor
could be characterized in terms of its respective param-
FIG. 5: The characteristic isolines typically obtained for one of the
adopted PNP transistors. This result is shown as received from the
acquisition system, without any noise treatment or signal
conditioning. Observe the fanning structure of the isolines, increasing
their slope along the bottom-up direction. The saturation and cut-off
regions can also be immediately identified. The good quality of the
data acquisition contributed to accurate estimation of the respective
Early parameters. In the case of the transistor shown in this figure,
we have Va = −35.00V and s = 5.95V −1, yielding 〈β〉 ≈ 208.25.
eter configuration (Va, s), which are mapped into the
henceforth called Early space. Figure 6 shows the dis-
tribution of all 40 transistors (20 NPN and 20 PNP) in
the Early space, showing also the average current gain
isolines respectively to 〈β〉 = 50, 150, 250, . . . , 950 (in
bottom-up direction).
Several interesting features can be observed in Fig-
ure 6. First, we have that, with a few exceptions ob-
served for PNP devices, most transistors resulted inside
the current gain belt 150 ≤ 〈β〉 ≤ 350, with the isoline
250 being very near the center of mass of the two groups
of devices. This is in complete agreement with previous
studies [9, 11], corroborating this as the region likely oc-
cupied by small signal transistors. The PNP transistors
have smaller magnitudes of Va and higher values of s, ex-
hibiting almost no overlap with the NPN counterparts.
This overall organization of NPN and PNP small signal
transistors in the Early space has been called the proto-
typical space of transistors [9]. The region β〉 ≤ 150 has
been found to be populated by alloy junction germanium
transistors [11], the region of the Early space such that
350 ≤ 〈β seems to be empty of real-world transistors,
except possibly for Darlington configurations. This re-
gion of high average current gain is also characterized by
large values of s, as a consequence of the nearly “concen-
tric” geometrical organization of the current gain isolines,
reaching a peak (in this diagram) of gain, Va magnitude
and s at the point (Va = −130V, s = 10V −1).
5FIG. 6: The 40 considered transistors (20 NPN and 20 PNP)
respectively mapped into the Early space (Va, s). As this pair of
parameters accurately represent the fanning isolines structures, the
distribution of devices obtained in the Early space is closely related to
the respective electronic properties such as output resistance
Ro = 1/tan(sIB) and current gain 〈β〉 ≈ −sVa. Observe that the
NPN and PNP devices occupy mostly non-overlapping respective
regions, with the PNP transistors exhibiting larger values of s and
smaller values of Va magnitude. The current gain isolines correspond
(bottom-up) to 〈β〉 = 50, 150, 250, . . . , 950. Most of the considered
silicon transistors lie within the belt defined by 150 ≤ 〈β〉 ≤ 350.
VII. RELATIONSHIP BETWEEN SWITCHING
TIMES AND EARLY PARAMETERS
Having experimentally estimated the four switching
times and the respective Early parameters for each of
the 40 transistors, we are now in position to study the
interrelationship between these characteristics. Figure 7
shows four of the possible correlations between the 4 time
measurements and the 2 Early parameters. Remarkably,
no significant correlation can be identified. This suggests
complete absence of relationships between the considered
delay and transition time measurements and the Early
parameters, at least as long as these measurements are
considered isolately.
However, it is also interesting to consider combinations
between the adopted measurements, such as respective
products and ratios. Figure 8(a) depicts the scatterplot
of sVa × tf/tr. Recall that 〈β〉 ≈ −sVa. Interestingly,
a moderate positive correlation (0.41) is obtained in this
case. However, it can be discerned in this same scat-
terplot that the NPN and PNP devices follow different
relationships, with the former exhibiting a more definite
positive correlation. Figures 8(b) and (c) shows the scat-
terplot sVa× tf/tr separately only for PNP (b) and NPN
FIG. 7: Scatterplots of delay and transition times in terms of Early
parameters: (a) tf × Va; (b) tHL × Va;. (c) tf × s; and ) tHL × s. No
signification relationship can be identified between these pairs of
measurements.
(c) transistors, which yielded respective Pearson correla-
tions of 0.45 and 0.78. So, the NPN indeed leads to a
much more definite relationship sVa × tf/tr, with a very
significant correlation coefficient. This means that the ra-
tio tf/tr can be estimated with relatively good accuracy
from the product sVa ≈ −〈β〉. The larger this product,
the larger tf will be relatively to tr. Figure 8(d) shows
the relationship between sVa and tHL/tLH , which is also
characterized by a moderate positive Pearson correlation
of 0.46.
So, though no direct relationship can be identified be-
tween the four delay and transition times measurements
and the two Early parameters taken isolately, a rela-
tively strong relationship ultimately appeared when con-
sidering the product sVa and the ratio tf/tr. The ob-
tained positive correlation indicates that more symmet-
rical transitions tf and tr are obtained for larger values
of sVa ≈ −〈β〉. This makes sense because larger current
gains will contributed to charging the stray capacitances
faster, therefore reducing tr relatively to tf and yield-
ing larger ratios tf/tr. Interestingly, the average current
gains typically observed for silicon NPN and PNP devices
(i.e. 150 ≤ 〈β〉 ≤ 350) can lead to a maximum ratio tf/tr
of about 0.35. The symmetric configuration between the
rise and fall times, characterized by tf/tr = 1 cannot
be obtained even for the transistors with peak 〈β〉 ≈ 350
magnitude, which limits tf/tr to ≈ 0.35. Thus, NPN and
PNP small signal transistors when used in the adopted
circuit configuration (and also likely in other related cir-
cuits) have intrinsic ratios tf/tr that are substantially
6FIG. 8: Scatterplots and Pearson correlations obtained for: (a)
sVa × tf/tr considering all 40 transistors, (b) the same, but only PNP
devices; (d) the same, for NPN transistors only; and (d) sVa ≈ −〈β〉.
A strong relationship has been observed in (b) with respect to NPN
transistors, suggesting that the ratio tf/tr
can be, in the average, estimated with good accuracy from
the product of Early parameters sVa ≈ −〈β〉.
smaller than 1, being therefore characterized by fall times
much smaller than rise times, at least for the considered
devices and circuit configuration.
As both Early parameters Va and s do not reflect any
property of the base-emitter transistor junction, it follows
that the observed relationship is mostly concerned with
capacitances in parallel with Ro = 1/tan(sIB). The fact
that this relationship was almost twice larger for NPN
than PNP transistors suggests some intrinsic difference
regarding the switching properties of these two types of
transistors.
VIII. CONCLUDING REMARKS
The switching properties of transistors, may they be
related to propagation delays or level transitions, criti-
cally define the speed of digital switching circuits. In the
present work, we applied a recently Early modeling ap-
proach to transistors [8–11], characterized by great sim-
plicity allied to accuracy in representing the transistor
non-linearities, as a possible means to study switching
properties of small signal NPN and PNP silicon bipolar
junction transistors.
Four time measurements were considered for charac-
terizing the transistor switching properties: rise time tr,
fall time tf , transition from low to high levels tLH , and
transition from high to low levels tHL. The transistor am-
plifying characteristics and intrinsic non-linearities stem-
ming from the converging characteristic isolines were ef-
fectively summarized in terms of the Early parameters
Va and s. The time measurements were determined by
using a digital oscilloscope, while the Early parameters
were obtained by an accurate experimental-numeric, ap-
proach previously described [9] that uses Hough trans-
form accumulation in order to identify the intersection of
the base current-indexed isoline characteristics implied
by the Early effect.
The switching time measurements were found to corre-
late strongly one another, especially in those cases involv-
ing f . The Early characterization was in full agreement
with results previously obtained with respect to NPN and
PNP small signal silicon transistors [9], defining two re-
spective clusters in the Early space (Va, s). NPN transis-
tors are characterized by larger Va magnitude and smaller
s parameter values than PNP transistors. The average
current gain obtained for these two groups are both very
similar to 250.
The 4 considered switching times exhibited substantial
positive Pearson correlation, with the cases involving tf
resulting in particularly strong correlation values. When
the switching times were individually compared with the
Early parameters Va and s, no appreciable Pearson corre-
lation could be identified. However, a significant positive
Pearson correlation was observed between the variables
sVa ≈ −〈β〉 and the ratio tf/tr. This correlation resulted
much stronger (0.78) for NPN transistors than their PNP
counterparts (0.45), suggesting an intrinsic difference in
the relationship between the switching and Early proper-
ties of these two types of small signal silicon transistors.
It is interesting to observe that the 〈βrangle〉 valued es-
timated as −sVa does not necessarily coincides with the
β values found in data sheets or obtained by using more
traditional approaches. Indeed, 〈βrangle〉 results from
the accurate estimation of Va by identification of the iso-
lines characteristics intersection, while s is obtained by
linear regression of the isoline angles θ and the base cur-
rent IB .
Interestingly, the ratio tf/tr is significantly smaller
than 1 for both NPN and PNP types, implying an in-
herent switching asymmetry. This asymmetry is reduced
for transistors with larger sVa ≈ −〈β〉, but the maximum
ratio obtained for the considered devices was limited to
tf/tr ≈ 0.35. The fact that NPN and PNP silicon tran-
sistors seem to have 150 ≤ 〈β〉 ≤ 350 implies it to be in
principle impossible, at least for the considered devices
and circuit configuration, to reach perfect symmetry be-
tween the rise and fall times. A similar, even though less
defined situation holds concerning the ratio tLH/tHL. In-
terestingly, in this case no difference resulted regarding
7the relationship between the times and Early parameters
with respect to the NPN and PNP transistors.
All in all, the results obtained respectively to the con-
sidered transistor types and circuit configuration revealed
several interesting results and trends. In particular, it
was shown that the ratio tf/tr can be predicted with rel-
atively good accuracy from the product of Early parame-
ters sVa of the respective transistor, especially in the case
of NPN devices. This approximation can contribute to
both practical and theoretical studies of transistors used
as switches.
Several possibilites of further investigations have been
defined by the reported approach and respective results,
including the extension to other types of transistors and
circuits, Darlington configurations, and power switching.
It would also be interesting to explain the observed rela-
tionships and effects in more theoretical terms.
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